Tools

LEADER 03652cam a22004932 4500

001 ssj0000180799;

003 WaSeSS;

005 20250212121027.0;

006 m d ;

007 cr n ;

008 040319e20040720njua s|||||||| 2|eng|d;

010 a| 2004045945;

020 a| 9781402078354;

020 a| 1402078358 (Trade Cloth)c| USD 189.00 Retail Price (Publisher)9| Active Record;

024 3 a| 9781402078354;

035 a| (WaSeSS)ssj0000180799;

037 a| 1402078358b| 00024965;

040 a| BIP USd| WaSeSS;

049 a| EREEa| NEHH;

050 0 a| TK7895.E45;

082 00 a| 621.38152| 22;

100 1 a| Nurmi, Jari-Erike| Editor4| edt=| ^A398952;

245 10 a| Interconnect-Centric Design for Advanced SOCh| [electronic resource];

260 a| New York : b| Springer;

300 a| vii, 453 p.b| illc| 24.000 x 016.000 cm.;

506 a| Available only to authorized users.;

520 8 a| Annotationb| In Interconnect-centric Design for Advanced SoC and NoC, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric design in system-on-chip design. Traditionally, on-chip communication design has been done using rather ad-hoc and informal approaches that fail to meet some of the challenges posed by next-generation SOC designs, such as performance and throughput, power and energy, reliability, predictability, synchronization, and management of concurrency. To address these challenges, it is critical to take a global view of the communication problem, and decompose it along lines that make it more tractable. We believe that a layered approach similar to that defined by the communication networks community should also be used for on-chip communication design. The design issues are handled on physical and circuit layer, logic and architecture layer, and from system design methodology and tools point of view. Formal communication modeling and refinement is used to bridge the communication layers, and network-centric modeling of multiprocessor on-chip networks and socket-based design will serve the development of platforms for SoC and NoC integration. Interconnect-centric Design for Advanced SoC and NoC is concluded by two application examples: interconnect and memory organization in SoCs for advanced set-top boxes and TV, and a case study in NoC platform design for more generic applications.;

538 a| Mode of access: World Wide Web;

650 4 a| Integrated Circuitsx| Very Large Scale Integration;

650 4 a| Electronic Digital Computersx| Circuits;

655 0 a| Electronic books.=| ^A491897;

700 1 a| Isoaho, Jounie| Editor4| edt?| UNAUTHORIZED;

700 1 a| Jantsch, Axele| Editor4| edt?| UNAUTHORIZED;

700 1 a| Tenhunen, Hannue| Editor4| edt?| UNAUTHORIZED;

856 40 z| Full text available from eBooks on EBSCOhostu| https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=118402&scope=site&custid=s5822723&authtype=ip,shib;

949 a| CLICK ON WEB ADDRESSw| ASISh| JOYNER188;

949 a| CLICK ON WEB ADDRESSw| ASISh| HSL77;

949 a| CLICK ON WEB ADDRESSw| ASISh| JMUSIC60;

596 a| 1 3 4;

998 a| 5692991;

999 a| CLICK ON WEB ADDRESSw| ASISc| 1i| 5692991-1001l| JNETm| JOYNERr| Ys| Yt| JNESSBKu| 9/18/2021x| EBOOKz| JERESOURCE;

999 a| CLICK ON WEB ADDRESSw| ASISc| 1i| 5692991-2001l| HSLELECm| HSLr| Ys| Yt| HEBKu| 9/18/2021x| EBOOKz| HERESOURCE;

999 a| CLICK ON WEB ADDRESSw| ASISc| 1i| 5692991-3001l| MNETm| JMUSICr| Ys| Yt| MNESSBKu| 9/18/2021x| EBOOKz| JERESOURCE;

Interconnect-Centric Design for Advanced SOC

Author/creator	Nurmi, Jari-Erik Editor
Other author	Isoaho, Jouni Editor
Other author	Jantsch, Axel Editor
Other author	Tenhunen, Hannu Editor
Format	Electronic
Publication Info	New York : Springer
Description	vii, 453 p. ill 24.000 x 016.000 cm.
Supplemental Content	Full text available from eBooks on EBSCOhost
Subjects	Integrated Circuits--Very Large Scale Integration. Electronic Digital Computers--Circuits.

Summary	Annotation In Interconnect-centric Design for Advanced SoC and NoC, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric design in system-on-chip design. Traditionally, on-chip communication design has been done using rather ad-hoc and informal approaches that fail to meet some of the challenges posed by next-generation SOC designs, such as performance and throughput, power and energy, reliability, predictability, synchronization, and management of concurrency. To address these challenges, it is critical to take a global view of the communication problem, and decompose it along lines that make it more tractable. We believe that a layered approach similar to that defined by the communication networks community should also be used for on-chip communication design. The design issues are handled on physical and circuit layer, logic and architecture layer, and from system design methodology and tools point of view. Formal communication modeling and refinement is used to bridge the communication layers, and network-centric modeling of multiprocessor on-chip networks and socket-based design will serve the development of platforms for SoC and NoC integration. Interconnect-centric Design for Advanced SoC and NoC is concluded by two application examples: interconnect and memory organization in SoCs for advanced set-top boxes and TV, and a case study in NoC platform design for more generic applications.
Access restriction	Available only to authorized users.
Technical details	Mode of access: World Wide Web
Genre/form	Electronic books.
LCCN	2004045945
ISBN	9781402078354
ISBN	1402078358 (Trade Cloth) Active Record
Standard identifier#	9781402078354
Stock number	1402078358 00024965

Availability

Library	Location	Call Number	Status	Item Actions
	Electronic Resources	Access Content Online	✔ Available

Interconnect-Centric Design for Advanced SOC

Click here for more information about this title

Availability